Abstract: 3D stacked devices without area penalty from device-device space, such as complementary FET (CFET), is promising for post-nanosheet CMOS scaling. New MOL architectures, such as backside ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results