Abstract: High di/dt and dv/dt of SiC MOSFET cause a considerable amount of overshoot in device voltage and current during switching transients in the presence of inverter layout parasitic inductance ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback