Designed a 16-bit array multiplier using carry save adders and drawing layout in Cadence. Improved performance of multiplier by pipelining multiplier using flip flops and latches.

As we all know, the back-end design of layout implementation known as integrated circuit (IC) layout — is simplistically divided into ASIC-style flow and full-custom flow. This article will try to ...